Font Size:
a
A
A
Keyword [Floorplan Optimization]
Result: 1 - 3 | Page: 1 of 1
1.
Physical Design And Optimization Of Multiplication Unit In 40 Nanometer Process
2.
Timing Optimization Design Of Large-Capacity On-Chip Memory And Memory Interface Based On 28nm CMOS Technology
3.
Low Power Physical Design And Clock Tree Synthesis Of A Motor Control Chip
<<First
<Prev Next>
Last>>
Jump to
