Font Size:
a
A
A
Keyword [Floating-Point Multiply-Add Fused]
Result: 1 - 12 | Page: 1 of 1
1.
The Design Of Floating-Point Multiply-Add Fused Units In General Purpose Processors
2.
The Research And Implementation Of Double Data-path Fused Floating Point Multiply-Add Supporting Parrall Multiply
3.
The Research And Development Of The High Performance Floating-Point Multiply-Add-Fused Unit
4.
Optimized Design Of The High Performance Floating-Point Multiply-Add-Fused Unit
5.
Research And Realization Of The 128-bit Floating-Point Multiply-Add Fused Unit
6.
Design Of Double Precision Floating Point Unit
7.
Research And Optimization On Low Power Floating Point Multiply ADD Fused Unit
8.
Floating-point Multiply-add Fused Unit Analysis And Custom Design Of Mantissa Adder
9.
Research On Floating-point Multiply-add Fused Units And The Algorithm Based On FPGA
10.
Design And Verification Of SIMD Structure FMAC Unit In A 64-bit High Performance X-DSP
11.
Hardware Design And Implementation Of Floating-point Instruction Based On AltiVec
12.
The Design And Implementation Of Multiple-precision Floating-point Multiply-Add Fused Unit
<<First
<Prev Next>
Last>>
Jump to