Font Size:
a
A
A
Keyword [Duty-cycle]
Result: 101 - 120 | Page: 6 of 9
101.
Design Of Low Power Bluetooth RF Receiver Front-End
102.
Efficient Integration Of Intelligence Power Module Research
103.
6.25Gbps SerDes Transmitter Design Based On 65nm Process
104.
The Design And Implemention Of A Clock And Data Recovery Circuit Based On 65nm CMOS Technology
105.
Design Of Anti-blocker RF Receiver Front-end Without Surface Acoustic Wave Filters
106.
Improvement And Simulation Research On S-MAC Protocol In Wireless Sensor Network
107.
Design Of Low Power PFC For Home Audio Switching Power Supply
108.
Research On Low Delay Routing Protocols In Low-duty-cycle Sensor Networks With Unreliable Links
109.
Research On The Key Techniques Of GS/s High Resolution Pipelined A/D Converter
110.
Design Of High And Low Voltage DC Power Supply For Electromagnetic Particle Detector And The Realization Of High Voltage Remote Control
111.
Research On The Friendly Coexistence Of QoE-aware D2D Communication And WiFi In Unlicensed Spectrum
112.
Friendly Coexistence And Resource Management Of V2V Communications And Wi-Fi In Unlicensed Bands
113.
Research On Opportunistic Bulk Data Dissemination In Low-Duty-Cycle Wireless Sensor Networks
114.
Asynchronous Duty Cycle With Network Coding MAC Protocol For Underwater Acoustic Sensor Networks
115.
Research On Design Of The Clock Recovery Circuit For High-Speed SerDes System
116.
Research On Time-efficient Data Collection Schemes In Wireless Sensor Networks
117.
Research Of Key Technologies Of Data Collection In Low-Duty-Cycle Wireless Sensor Networks
118.
The Effectiveness And Privacy Design For Wireless Body Area Networks And Its Application
119.
Link-Correlation-Aware Opportunistic Routing In Low-Duty-Cycle Wireless Networks
120.
Design Of Modulated Signal Generator Based On DDS And Implementation On FPGA
<<First
<Prev
Next>
Last>>
Jump to
