Keyword [Delay locked loop] Result: 21 - 40 | Page: 2 of 4 21.  Improved For The Fpga Digital Phase Locked Loop Circuit Design, 22.  A Multi-phase Output Delay Research And Design Of Phase-locked Loop 23.  Design And Implementation Of Delay Management Module Applied To FPGA Chip 24.  Research And Realization Of FPGA Switch Parameter Test Method 25.  The Design Of Wide-range All Digital Successive Approximation Register-controlled Delay-locked Loop 26.  A Design Of Wide-band Analog Delay-locked Loop 27.  A Design Of The New Successive Approximation Register-controlled Delay Locked Loop 28.  Design And Research Of A Delay Locked Loop For Clock Generator 29.  Research And Realization Of DSSS Communication System Based On Matched Filter 30.  Implementation Of The Key Technologies In Deformation Telemetry System 31.  Design Of A TDC Based On The Delay Locked Loop 32.  Research Of Delay Locked Loop With Low Jitter 33.  Research And Design Of A DLL-Based Clock Generator In Time-Interleaved ADC 34.  Research And Design Of A Fast-locking High-precision Multi-phase Clock Generator Circuit 35.  Research On The Lock Algorithm Of Digital Delay-Locked Loop 36.  Design Of Delay Locked Loop For Clock Generator 37.  Design Of A Delay Locked Loop Circuit Applied To The TDC 38.  Design Of Analog Delay Cells Integrated Circuit 39.  Design Of A High-Speed Feed-Forward Equalizer And A Digital Phase Locked Loop In 0.18μm CMOS Technology 40.  Design Of Time-Interleaved ADC’s Clock Reception And Distribution Network   <<First  <Prev  Next>  Last>>  Jump to

Globe Thesis Copyright © 2023. All Rights Reserved. | Privacy | Copyright | Contribute | About | Contact | RSS