Font Size:
a
A
A
Keyword [DRAM]
Result: 61 - 80 | Page: 4 of 7
61.
A comprehensive memory modeling tool for design and analysis of future memory hierarchies
62.
Thermal modeling and management of DRAM memory systems
63.
Silicon-germanium based negative differential resistance memory and lattice-mismatched film growth
64.
A Process and Temperature Tolerant Low Power Semi-Self Calibration of High Speed Transceiver for DRAM Interface
65.
Design and Optimization of Emerging Interconnection and Memory Subsystems for Future Manycore Architecture
66.
Investigation of multi-state charge-storage properties of redox-active organic molecules in silicon-molecular hybrid devices for DRAM and Flash applications
67.
A Quantitative Analysis of Memory Controller Page Policies
68.
Power-saving method for DRAM/eDRAM and 3D-DRAM exploiting the process variations, temperature changes, device degradation, and memory access workload variations and innovative heterogeneous memory management approach using 3D-DRAM with Quality of Service
69.
Modeling and design of high-performance and power-efficient 3D dram architectures
70.
Data placement for efficient main memory access
71.
Modern DRAM memory systems: Performance analysis and scheduling algorithm
72.
Area-IO DRAM/Logic integration with system-in-a-package
73.
Memory-centric low power digital system design
74.
Ferroelectric-Gated Field-Effect Transistor for DRAM Applications
75.
Buffer-on-board memory system
76.
Thin-Body SOI Capacitorless DRAM Cell Design Optimization and Scaling
77.
Architectural Applications of Radio Frequency Interconnect for Chip-to-DRAM Communication
78.
Low power encoding techniques for memory and video subsystems
79.
The design of a high capacity and energy efficient phase change main memory
80.
Software and hardware methods for memory access latency reduction on ILP processors
<<First
<Prev
Next>
Last>>
Jump to