Font Size: a A A
Keyword [Custom Design]
Result: 41 - 60 | Page: 3 of 5
41. A Custom Design Of Configurable Logic Block For FPGA
42. The Research And Implementation Of Dpa-resistant Standard Cells And Encryption Arithmetic
43. The Optimization And Physical Design Of A 600MHz YHFT-DX Instruction Fetch And Dispatch Unit
44. Optimized Design And Physical Implementation Of The High Performance Trap Logic Unit
45. The Design And Implementation Of 600MHz ALU Of YHFT-DX
46. A 65nm High-speed Content-addressable Memory (CAM) Full Custom Design
47. The Design And Implementation Of High Speed SRAM In L1 Cache Tag Under 65nm Process
48. Full Custom Design And Implication Of Data TLB
49. Full Custom Design And Implementation Of High-speed Register File Of X Processor In 65nm Technology
50. Full-custom Design And Implementation Of Multi-port Register File
51. Full Custom Design For Nanometer GHz CAM
52. Full Custom Design And Implementation Of DCA For L1 D-Cache In 65nm Technology
53. The Asic Frequency Measurement Chip Design
54. Customer-driven Personalized Custom Design Model Construction And Realization
55. The Total Level-leakage Protection Chip Full-custom Design
56. Fully Customized High-performance Arithmetic Logical Unit Of Study Design
57. 65nm ALU Full-custom Design Technology And Methodology
58. Low Power SRAM Design And Implementation In X-DSP
59. A Security SRAM Against Data Remanence Attack With Full Custom Design
60. The Full Custom Design Of High Speed Low Power SRAM Under 65nm Process
  <<First  <Prev  Next>  Last>>  Jump to