Clock and data recovery circuit - Globe Thesis

Keyword [Clock and data recovery circuit] Result: 1 - 20 \| Page: 1 of 2
1.	A 1.25Gb/s Clock And Data Recovery Circuit Used In Gigabit Ethernet
2.	Research And Design Of The Clock And Data Recovery Circuit In LVDS Receiver
3.	Clock And Data Recovery Circuit Design Based PLL
4.	High-speed Optical Burst-mode Synchronization Circuit Simulation Study
5.	The Design And Implement Of RapidIO Interface On YHFT-QBASE
6.	Research And Design Of Wide-range Clock And Data Recovery Circuit
7.	Design Of1.2Gbps CMOS Clock And Data Recovery Circuit For The Serial Communication
8.	The Research And Design Of Clock And Data Recovery Circuit For1394B Serdes PHY
9.	Research And Design Of A2.5Gb/s PS/PI-based Half-Rate Clock And Data Recovery Circuit
10.	Research And Design Of A Continuous-rate Based-PLL Clock And Data Recovery Circuit
11.	Design Of PI Based Clock And Data Recovery Circuit For Serdes
12.	Design Of Low-power 50Mbps Clock And Data Recovery Circuit
13.	Design Of Multichannel And Hign-speed Clock And Data Recovery Circuit
14.	Research And Design Of A Ultra-High Speed Parallel Clock And Data Recovery Circuit
15.	Research Of Clock And Data Recovery Circuit Based On Ultra Wide Band Communication
16.	Optimal Design Of Clock And Data Recovery Circuit For 40Gb/s SerDes
17.	Design Of Low Power Clock And Data Recovery Circuit Applied In SerDes Receiving System
18.	Research On The Stability Of Clock And Data Recovery Circuit Under Radiation Environment
19.	Key Technique Research And Design Of Energy-Efficient Low-Jitter Clock And Data Recovery Circuit
20.	The Research Of Radiation-Hardened-By-Design High-Speed Clock And Data Recovery Circuit
<<First <Prev Next> Last>> Jump to