Font Size:
a
A
A
Keyword [Charge-Pump PLL]
Result: 1 - 20 | Page: 1 of 2
1.
Digital Cmos Process To Achieve Single-chip Local Oscillator Circuit
2.
High-speed Low-noise Phase-locked Clock Recovery Circuit
3.
900mhz Cmos Frequency Synthesizer Phase-locked Loop-based Structure Design
4.
622MHz Charge Pump PLL Design Of Basing On CMOS Technics
5.
Analysis And Application Of MOSFET Mismatch
6.
The Research And Design Of CMOS High-powered Electric Charge Pump PLL
7.
The Design Of TD-SCDMA Frequency Synthesizer
8.
Design Of A CMOS Charge-Pump PLL And Investigation Of The Phase Noise
9.
Analysis And Design Of High-performance Charge-pump PLL
10.
A High Performance CMOS Charge Pump PLL Design
11.
High Frequency And Low Jitter Charge-Pump PLL Design
12.
Low Phase Noise Frequency Synthesizer For Single-chip CMOS UHF RFID Reader
13.
Sigma-delta Modulator-based Fractional-N Frequency Synthesizer
14.
Design Of A Charge-Pump Pll For DC-DC
15.
Modeling And Simulation Of Mixed-signal Systems Based On Verilog-AMS
16.
Charge Pump Pll Basic Research
17.
0.35um CMOS Process Multi-frequency Output Phase-locked Loop Circuit Design
18.
Design Of The Charge-Pump PLL Based On The 65nm Process
19.
Analysis And Design Of Low-Noise Charge-Pump PLL
20.
Charge-Pump PLL Z-domain Analysis And Low Noise Design
<<First
<Prev
Next>
Last>>
Jump to