Font Size:
a
A
A
Keyword [Capacitance mismatch]
Result: 1 - 13 | Page: 1 of 1
1.
Realization And FPGA Verification Of Time Domain Expansion Compensation Algorithm For Pipelined Analog - To - Digital Converter
2.
Design Research On The Digital Background Calibration In Pipelined ADC
3.
Research On Calibration Technology For Capacitance Mismatch In High Speed And High Resolution Pipelined ADC
4.
Design Of New Calibration Circuit Of 16 Bit SAR A/D Converter Of Medium High Accuracy
5.
High-speed,Low-power-dissipation,Small-area SAR ADC IP Design
6.
To Design A Pixel-Level Cyclic ADC For X-ray Detector
7.
Research And Design Of High Precision Low Power SAR ADC
8.
Design And Research Of A 12-Bit SAR ADC With Redundancy
9.
A SAR ADC Capacitance Mismatch Calibration Technique Based On Metastability Detection
10.
Research And Design On 20MS/s 12bits Successive Approximation Register Analog-to-Digital Converters
11.
Research On PUF Based On Capacitance Mismatch In SAR ADC
12.
Reserch And Implementation Of Pipeline ADC Digital Calibration Technology
13.
Design Of 12-bit Asynchronous Successive Approximation ADC
<<First
<Prev Next>
Last>>
Jump to
