CMOS phase locked loop - Globe Thesis

Font Size: a A A

Keyword [CMOS phase locked loop] Result: 1 - 20 \| Page: 1 of 2
1.	Study And Design Of A Lower-Voltage, Lower-Power, Higher-Stability CMOS Phase Locked Loop
2.	Design Of PLL Frequency Synthesizer Based On CMOS Techniques
3.	The Design Of High Speed A Low Jitter Fully Differential CMOS Phase Locked Loop
4.	Research And Design Of CMOS Phase Locked Loop
5.	The Design On A Low Jitter CMOS Phase Locked Loop
6.	The Study And Design Of2.5GHz CMOS Phase-locked Loop
7.	A Study Of Period Jitter Induced By Power Supply Noise Of CMOS Phase Locked Loop
8.	Design Of COMS Phase-locked Loop Applied For Navigation Receiver
9.	Research Of Key Techniques In CMOS Phase-Locked Loop
10.	Research And Design Of An Programmable CMOS Integrated Charge Pump Phase-locked Loop
11.	Research Of High Performance Frequency Dividers For PLL Application
12.	CMOS Phase-locked Loop Circuit For The JESD204B Interface
13.	Design Of Fractional Frequency Divider In Multi-mode Multi-standard CMOS Phase Locked Loop Frequency Synthesizer
14.	Research And Design Of CMOS Phase Locked Loop Frequency Synthesizer
15.	Research And Design Of A CMOS Phase Locked Loop For 5G Communication Rf Transceivers
16.	A study of phase noise and jitter in submicron CMOS phase-locked loop circuits
17.	Design and optimization of components in a 45 nm CMOS phase locked loop
18.	Oscillation control in CMOS phase-locked loops
19.	Analysis and Design of a Low-Power Low-Noise CMOS Phase-Locked Loop
20.	Research And Design Of Key Technology Of Silicon-based CMOS Phase Locked Loop
<<First <Prev Next> Last>> Jump to