Font Size: a A A
Keyword [Bch code]
Result: 41 - 60 | Page: 3 of 4
41. Research Of BCH Encoding And Decoding Technology Based On NAND Flash
42. The Improvement Of The Decoding Performance Of The Concatenation Of BCH Codes And Systematic Polar Codes
43. Research On Blind Recognition Technology For Linear Block Code
44. Reseach On Joint Source-channel Coding Technology
45. Analysis And Implementation Of ECC Algorithm Used In Memory Reinforcement
46. High Speed Turbo Product Code Technology And Implementation Based On FPGA
47. Multi-mode Concatenated ECC Research And High Speed Fpga Realization In DVB-S2 Standard
48. FPGA-based Design And Implementation Of High-speed And High-density Storage System
49. Analysis And Implementation Of Robustness Information Hiding On Multi-secret Sharing
50. Design Of NAND Flash Controller Based On The SOPC
51. Joint Source-channel Coding Research Based On Real BCH
52. Research On Recognition Algorithms Of Channel Codes Under Error Conditions
53. The Fast Implementation Method Of BCH Coding And Decoding
54. Research On Blind Recognition For Cyclic Code Parameters
55. Design And Implementation Of Storage Board Based On BCH Code
56. The Research Of Universal Decoding Algorithm For Bch Code And Rs Code And The Software Implementation With Configurable Parameters
57. The Design Of LDPC Decoder Based On Deep Learning
58. The Application Of BCH Code In Parallel Money Search Structure And Digital Watermarking
59. Research On The Related Problems And Application Of BCH Codes
60. Design Of Self-refresh And Error-Correction Code SRAM Memory Chip
  <<First  <Prev  Next>  Last>>  Jump to