Font Size:
a
A
A
Keyword [Background calibration]
Result: 61 - 68 | Page: 4 of 4
61.
Design Of 16bit SAR ADC With Medium Or High Speed
62.
GS/s Pipelined A/D Converter Based On Open Loop Redundancy Structure
63.
Techniques For High-resolution SAR ADCs’ Digital Calibration
64.
Design Of CMOS Time Interleaved ADC System Based On Background Calibration
65.
Research And Design Of All-Digital Calibration Algorithm For Time-Interleaved ADC
66.
Research On Key Technologies Of 12-bit High-speed CMOS Analog-to-digital Converter
67.
Design Of 14 Bit 250 KS/s SAR ADC With Digital Background Calibration
68.
Design And Implementation Of A Digital On-chip Calibration Technique For Nonlinearity Error Of Pipelined-SAR ADC
<<First
<Prev
Next>
Last>>
Jump to
