Font Size:
a
A
A
Keyword [Back-gate Bias]
Result: 1 - 3 | Page: 1 of 1
1.
Suppression Technology For Timing Variations Due To Random Dopant Fluctuation In Nanometer CMOS Inverters
2.
The Study Of Single Event Effect And Hardening Technique In FDSOI Circuits
3.
DSOI Parasitic Bipolar Effect And Back Gate Modulation Effect
<<First
<Prev Next>
Last>>
Jump to
