Font Size:
a
A
A
Keyword [All Digital Phase-locked loop(ADPLL)]
Result: 1 - 8 | Page: 1 of 1
1.
Design Of Digitally Controlled Oscillator (DCO) For GSM Transceiver
2.
Research And Design Of An Adaptive-bandwidth High-order All Digital Phase Locked-loop
3.
Research And Design Of An Adaptive-Bandwidth All Digital Phase-Locked Loop Based On Fuzzy Control Algorithm
4.
The ASIC Design Of Frequency Synthesizer Used In SoC
5.
All Digital Phase-locked Loop Quantization Noise Of Nonlinear Model To Improve And Its Validation In The Phase Noise
6.
Research And Design Of An All Digital Phase-locked Loop Based On Adaptive And PI Control
7.
Design Of The All Digital Phase Locked Loop In 0.18μm CMOS Technology
8.
Research Of A Model For An All Digital Phase-locked Loop Whose Control Parameter Modulus Can Be Automatically Generated
<<First
<Prev Next>
Last>>
Jump to
