Font Size: a A A
Keyword [40nm]
Result: 21 - 40 | Page: 2 of 4
21. Design Of 40nm Standard Cell Library For 0.6V Low Voltage
22. Design Of A Transmitter For SerDes Application On 40nm CMOS Process
23. Modeling NBTI Effect And Its Reliability Design Based On 40nm CMOS Technology
24. The Research Of Parasitic Effect And Model In 40nm MEOL CMOS Process Technology
25. The Design Of Low Offset Bandgap Based On 40nm Process
26. Design Of 16-bit 200MSPS Current Steering DAC Based On Dynamic Error Calibration
27. The Research On The Layout Dependent Effect Based On 40nm Process
28. New 10T Cell Of Research And Low Power SRAM Design Based On 40nm Process
29. Low Power Design Of 40nm Standard Cell
30. 10Gbps Low Power Adaptive Equalizer Research And Design In 40nm
31. Design Of Transformer Coupling Millimeter-wave Power Amplifier In 40nm CMOS
32. The Design And Optimiation Of 40nm Technology High-Speed DAC Circuit Units
33. 16-BIT Current Steering DAC DMM Calibration Algorithm Modeling And Digital Implementation
34. Stress Engineering And Device Study On Sub 40nm CMOS Process
35. Analysis And Design Of High-speed Clock And Data Recovery Circuit Base On 40nm CMOS Technology
36. Research And Design Of High Performance Anti-SET PLL Based On 40nm CMOS Process
37. 40nm PMOS Device Leakage Analysis And Yield Improvement
38. Design Of Quasi-Delay-Insensitive Asynchronous Cell Library At 40nm CMOS Technology
39. The Research About Using DIO3 Instead Of SPM For LDD PR Striping Process In 40nm And Beyond Technical Node
40. Research On Single-pole And Multi-throw Switches In 40-nm CMOS
  <<First  <Prev  Next>  Last>>  Jump to