Font Size: a A A
Keyword [2D mesh]
Result: 1 - 20 | Page: 1 of 2
1. Research On Study On The Dynamically Reconfigurable Array Co-porcessor
2. Research On The Design Technology Of Reconfigurable SoC
3. Research And Design On Reconfigurable Coprocessor Architecture For Image-processing Application
4. Research On Matrix Chain Product
5. Research Of Topology Reconfiguration For Fault-tolerant And Dead-lock Free Routing Algorithm In Network-on-Chip
6. Research On Verification Of Router And Testing Of Interconnection Structure Based On 2D-MESH
7. Fault-Tolerant Routing Algorithms For 2D-MESH Based Network-on-Chip
8. Research On 2D-mesh Topology Classification Based NoC Mapping Technology
9. EPGA Implementation Of Network On Chip And Its Application In4G System
10. The Fault-tolerant Adaptive Routing, Load Balancing And Deadlock-free Routing Algorithm Based On Cracky Fault Block Of The Two-dimensional Mesh
11. Research On Properties Of2D-Mesh And Its Variants
12. Design And Research Of Fault-tolerant Algorithm Of 2D Mesh Network-on-chip
13. Optimized Design Of Routing Algorithms In Network On Chip
14. Research And Design Of Fault-tolerant Technology For Network-on-chip Based On 2D-mesh Interconnection
15. Matrix Multiplication Based On NoC Multi-core System
16. Research On Intelligent Static Task Scheduling Algorithm Under Network On Chip
17. 2D-MESH Non-virtual Channel Fault-tolerant Routing Research
18. Research On Multi-path Efficient And Fault-tolerant Routing Algorithm Based On MESH
19. A study of on-chip FPGA system with 2D mesh network
20. New fault tolerant multicast routing techniques to enhance distributed-memory systems performance
  <<First  <Prev  Next>  Last>>  Jump to