Font Size: a A A

Boolean Process Based Waveform Simulation For Combinational Circuits In The Presence Of Crosstalk

Posted on:2011-07-05Degree:MasterType:Thesis
Country:ChinaCandidate:H HuangFull Text:PDF
GTID:2178330332464424Subject:Computer system architecture
Abstract/Summary:PDF Full Text Request
Owing to processes in manufacture technology and EDA tools, transistor density and operation frequency of an integrated circuit have been increased rapidly, coupling capacitance between interconnecting wires has been increased greatly, the crosstalk effects induced by coupling capacitance on circuit behavior and timing becomes more and more significant. Consequently, challenges include how to represent logic function and timing behavior of a circuit under a high operation frequency with an analytical approach, and how to test those more and more complicated circuits. This thesis focuses on the above questions.Boolean process is a theory mainly used on design and testing of high-speed circuits and it can be considered as a time field expansion of Boolean algebra, which can represent not only the logic function of a circuit, but also its timing behavior. Boolean process can be used on IC timing study and analysis.Because that the modern integrated circuits have been greatly affected by crosstalk-induced delay effects, based on Boolean process theory, this paper considers the crosstalk-induced delay effects, and merges them into Boolean process. Based on the theory, we realized the Boolean process waveform simulator considering with crosstalk effects in combination circuits. The simulator is a numerical waveform simulator with high speed and adequate accuracy, which can simultaneously reflect logic function and timing behavior of a circuit, and considering the crosstalk-induced delay effects. The simulator uses different gate-level delay models, and defines delay for any logic gates, and defines the crosstalk-induced delay according to the coupling capacitance and the signal transition distance. It can delete unpractical glitches generated by signal propagation in simulation. The parameters of basic gates and crosstalk-induced delay have been measured by SPICE simulation. Experimental results show that the results of waveform simulator are consistent with SPICE simulation results by simulating a large number of combinational circuits, but about four orders of magnitude faster than SPICE simulation. It can simulate large combination circuits, and has a widespread application prospect in high performance integrated circuit's design and test.
Keywords/Search Tags:integrated circuit, waveform simulation, Boolean process, crosstalk
PDF Full Text Request
Related items