Font Size: a A A

Design And Implementation Of The High Sampling Rate Dual-Channel Waveform Synthesis Techniques

Posted on:2022-06-12Degree:MasterType:Thesis
Country:ChinaCandidate:R Y ZhaoFull Text:PDF
GTID:2518306524479284Subject:Instrument Science and Technology
Abstract/Summary:PDF Full Text Request
Arbitrary waveform generator,which can define or generate some more complex signal sources by users,always plays an important role in the field of electronic testing providing complex excitation signals for the test system.Testing demands of excitation signal source such as frequency bandwidth,bits resolution and flexibility of waveform synthesis etc.are getting higher and higher.The issues above direct the waveform synthesis technology to high sampling rate and deep memory.This thesis provides a design of a dual channel waveform synthesis with a structure of “FPGA+DDR3SDRAM +DAC”,and the main contents are as followed.According to the basic structure and principle of arbitrary waveform synthesis,the scheme analysis and device selection of several important functional modules such as waveform synthesis module,waveform storage and waveform reading module based on SGDMA,digital-to-analog conversion module and clock generation module are carried out in this thesis.For the implementation of 6.4GSPS DAC interface based on JESD204 B protocol,the specific clock group and data link receiver is designed.In accordance with the design scheme of waveform synthesis module,the hardware circuit design and device selection of each module are completed.The module of waveform access and descriptor linked list generation based on SGDMA is designed,too.In order to facilitate the control,the SDGDMA descriptor chain data structure controlled by the software users is provided,and then the waveform data can be read continuously and at a high rate.The structure and function modules used in the above arbitrary waveform synthesis module are implemented in the hardware of the dual-channel digital-to-analog conversion circuit board equipped with FPGA,and each module and function are tested and analyzed after digital logic simulation and verification.The test results show that the dual-channel high-sampling rate waveform synthesis technology studied in this thesis can achieve dual-channel,6.4GSPS,storage depth of 2Gpts,and the maximum frequency of generated signal is 1.6GHz arbitrary waveform synthesis function,waveform quality to meet the requirements of the project indicators.
Keywords/Search Tags:SGDMA, JESD204B, DDWS, Waveform synthesis
PDF Full Text Request
Related items